Abstract-A new approach is presented for fabricating monolithic crystalline silicon tilting-mirror microoptoelectromechanical systems (MOEMS) devices. The activation electrodes, etched from a thick silicon layer deposited over insulating oxide onto the top surface of a silicon-on-insulator (SOI) wafer, are displaced from the mirrors and interact with these tilting elements via electrostatic fringing fields. In contrast to the more usual parallel-plate activation, the rotation angle saturates at high voltages. This paper discusses concept, design, and processing, and also compares modeling and measured performance of a specific 9 tilt range device array.
I. INTRODUCTION

M
ICROMACHINED silicon tilting mirrors have found application in a wide variety of optical devices such as projectors and beam scanners [1] and as switching elements in optical communications components (optical cross connects, [2] - [4] wavelength blockers [5] and sorting switches [6] , add-drop switches, [7] , etc.). The physical design of these microopticalelectrical mechanical systems (MOEMS) devices differs widely, constrained not only by the requirements of a particular application but also by the fabrication method. For example, mirrors [8] fabricated using a multilevel polysilicon process usually require some type of assembly mechanism to displace the mirrors away from the underlying substrate (to increase the motion range), while crystalline mirrors [2] , [9] fabricated using two-sided etching of silicon-on-insulator (SOI) wafers require a precisely aligned bonding to a second electrode wafer.
Merits of the SOI process are that: i) it allows separate fabrication of the mechanical and electrical components of the device; ii) it allows large latitude for mirror thickness and gap spacing between mirrors and electrodes; iii) it allows large mirror fill factors; and iv) it allows simpler mechanical structures. These advantages of the two-piece approach can be utilized, e.g., for large-mirror, large-port cross-connect switches where mirror size and fill factor and wire routing are significant issues. However, for small mirror devices (e.g., wavelength blockers and wavelength sorting switches) alignment tolerances can become unmanageably tight. A common problem with both the multilayer polysilicon and the SOI processes stems from the use of parallel-plate electrostatic actuation. An intrinsic characteristic of this actuation is that a small overvoltage can cause a mirror to snap abruptly into contact with the underlying substrate. Aside from the possible mechanical and electrical damage, a simple touch can also cause the two surfaces to stick together permanently. A further problem, especially for switching applications that require stability, is that exposed dielectrics can charge and cause mirror tilt drift with time. There can also be issues with electrical or mechanical cross talk between neighboring mirrors. This paper discusses a significant improvement of the SOI process that can be implemented in various manners and that remedies many problems of earlier fabrication schemes. In particular, the new MOEMS structures are monolithic, do not exhibit rotational snapdown, have electrical shielding between channels, and have activation voltages less than or comparable to parallel plate devices. The approach [10] is discussed in terms of an application requiring a linear array of closely spaced cantilever mirrors. See the SEM micrograph in Fig. 1 and the corresponding schematic drawing in Fig. 2 .
The basic idea is to use thick polysilicon electrodes located on top of the SOI layer but offset from the mirror elements. The three-dimensional (3-D) electrode geometry allows a significant electrostatic interaction between the nearly horizontal mirror plate and the vertical face of the bulk electrode, leading to mirror tilting. The structure is referred to as a fringe-field (FF) activated device. In addition to its being used to create the electrodes, the polysilicon layer also serves to stiffen the support for the torsional springs, to provide electrical shielding between channels, and to create a grounded capping for the traces etched into the SOI layer.
Sections II-IV outline the FF processing, summarize the modeling performed for a particular device geometry, and present test results that validate the simulations.
II. PROCESSING
The starting wafer consists of an SOI substrate with a top crystalline silicon thickness of 1 . First, the mirrors and springs, see Fig. 2 , are patterned into the SOI layer using DUV lithography and silicon RIE (reactive ion etch) techniques in order to achieve the required submicron critical-dimension control. Next, a thin insulating dielectric film is deposited and patterned with small contact holes. Finally, the structure is covered with the 10 -thick in situ-doped CVD polysilicon layer used to create the thick electrodes.
Since the physical profile of the electrodes has a critical impact on device operation, deep RIE with alternating etch/deposition steps is used to create nearly vertical sidewalls, as shown in Fig. 3 . The horizontal barring in the SEM micrograph is a marker of the DRIE process; the vertical striations are a mapping of the texture of the top surface of the thick polysilicon layer that was left unpolished. Fig. 4 is a similar image but now showing a polysilicon electrode in relation to the actuator arm of an SOI mirror. For this particular device the trench on either side of the electrode is 3 wide and free of residues that could cause electrical shorts. The gap spacing between the electrode face and the end of the actuator arm is also accurately 3 . Once the front side processing is completed, the handle is deep etched from the backside of the substrate to create the cavity under the mirrors that allowes significant out-of-plane motion. The oxide layers are removed to release the mirrors and the springs using an HF etch and a critical point dryer. Metal is evaporated onto the mirror surface using a shadow mask.
III. MODELING
A MEMS structure consisting of a movable plate and an underlying parallel electrode often can be modeled quite accurately using the simple parallel plate approximation. This is not the case, however, for the device shown in Fig. 1 , since the electrode is now laterally offset from the tilting element and the electrostatic interaction is determined totally by the fringing fields, i.e., the very contributions that are usually ignored in analytic modeling. Instead, it was necessary to estimate the fringe-field interactions using 3-D numerical simulations. To simplify the computations, the assumption was made, consistent with our design goals, that the rotational and translational components of the mirror's response to the applied voltage could be treated independently. Equating the electrostatic torque , given by the derivative of the stored energy with respect to angle (1) to the mechanical torque (2) yields the expression (3) that relates rotation angle to applied voltage. The calculation therefore reduces to a determination of the angular dependence of the capacitance derivative. This estimate was made by numerically computing the capacitance between the electrode and the surrounding grounded components of the structure over a set of finely spaced, fixed rotation angles. The entire analysis was repeated over a multidimensional grid with , , , and . Other physical parameters describing the details of the chosen geometry were held fixed. See Fig. 2 .
It was found that all of the modeling results could be described well by the universal plot shown in Fig. 5 with the normalizing factors and given by the empirical functions (4) and (5) with lengths measured in microns and in MKS units. Translation of the mirror was treated in an analogous manner, but with force and displacement replacing torque and angle. Here it was determined that at sufficiently high voltage there will be a longitudinal snap down. These modeling results can be represented in terms of the reduced plot shown in Fig. 6 and the relation (6) Instability occurs when the displacement reaches roughly 40% of the initial gap spacing . Once the expressions for , , and were determined, it was straightforward to design for a specific application. As an example: Within the range of reasonable physical values for the parameters , and and for the dimensions of the torsional springs, it was possible to have , , and . Fig. 5 and these scaling parameter values then indicate that a working angle of 6.5 is reached at about 100 V. Fig. 6 shows that at 100 volts there is very little compression of the spring, justifying the separation of rotation and translation in the modeling.
An analysis of the vibrational modes of the structure gave a fundamental frequency of 3.8 kHz and placed the next higher frequency mode at 40 kHz. A simple estimate indicated that the cantilever tilt due to gravity is smaller than 0.01 .
IV. EXPERIMENTAL RESULTS
The behavior measured for the device described in the previous paragraph is shown in Fig. 7 . The overall shape of the response is in excellent agreement with the modeling curve, but the rotation of 6.5 is reached at about 130 V. The 30% discrepancy is explained by the SEM measured width of the torsional spring elements being larger than the layout value of 0.5 . At an activation of 270 V, a measurable leakage current was detected, but there was still no evidence of linear snapdown.
The measured frequency response showed a resonance at 4 kHz, as expected, with a of about 5 at atmospheric pressure. This underdamping means that there will be ringing associated with a square-wave activation of the mirrors, but the ringing will extend out only for a few milliseconds. The amount of mechanical ringing can be reduced by adjusting the rise and fall times of the drive signal or can be completely hidden, as shown in Fig. 8 , by using a low pass filter on the photodetector receiving the reflected light. Running the square wave drive with periods of 200 seconds showed no evidence of mirror tilt drifting.
V. CONCLUSION
We have demonstrated a novel, manufacturable process for fabricating monolithic, crystalline silicon, tilting-mirror devices. The devices incorporate fringe-field electrostatic activation and do not undergo snapdown. The actuation principle and the processing scheme can be applied to a wide range of MEMS devices. In the same year, he joined AT&T Bell Laboratories (which later became Lucent Technologies Bell Laboratories), Murray Hill, NJ, engaging in research and development activity on advanced plasma processing, front-end CMOS process integration, novel sub-50 nm device fabrication and silicon MEMS for telecommunication applications. Currently, he works for New Jersey Nanotechnology Consortium, the spin-off of Bell Laboratories nanofabrication facility. He then joined the Physical Research Laboratory at Bell Laboratories, Murray Hill, NJ. His work has included studies in condensed matter physics at ultralow temperatures and the mechanical testing of prototype MEMS devices.
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